

PL-IC-MH Datasheet

Issue 5, Oct 24, 2014

Magnetic encoder module and Magnetic actuator

PL-IC-MH Magnetic encoder module



Magnetic Actuator




1. General Description

The PL-IC-MH encoder module is designed for easy installation with a self aligning metal mounting flange. The low cost module can be provided with an integrated connector. The encoder module consists of a magnetic actuator and a separate sensor board. An internal voltage regulator allows the PL-IC-MH to operate at either 5 V supplies.

The PL-IC-MH module can be used in a wide range of applications including motor control and industrial automation.

2. Pin Configuration

Pin 6 DO
Pin 5 CSN
Pin 4 CLK
Pin 3 Vzap
Pin 2 GND
Pin 1 5V



Pin 7 NC
Pin 6 NC
Pin 5 NC
Pin 4 NC
Pin 3 W
Pin 2 V
Pin 1 U

Pin12-5V
Pin11-0V
Pin10-B+
Pin 9-B-
Pin 8-A+
Pin 7-A-
Pin 6-Do
Pin 5-CLK
Pin 4-CSN
Pin 3-NC
Pin 2-Z-
Pin 1-Z+

3. ELECTRICAL CHARACTERISTICS

Operating conditions:

VPA, VPD = 5V ±10%, T_J = -40...125°C, IBM adjusted to 200µA, 4 mm NdFeB magnet, unless otherwise noted

Item No.	Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
General							
001	V(VPA, VPD)	Supply Voltage Range		4.5		5.5	V
002	I(VPA)	Supply Current in VPA		3		8	mA
003	I(VPD)	Supply Current in VPD	PRM = '0', without Load	5		15	mA
004	I(VPD)	Supply Current in VPD	PRM = '1', without Load	2		10	mA
005	Vc(jhl)	Clamp Voltage jhl at MA, SUL, SLO, PTE, NERR	Vc(jhl) = V(j) – VPD, I(j) = 1 mA	0.4		1.5	V
006	Vc(jlo)	Clamp Voltage jlo	I(j) = -1 mA	-1.5		-0.3	V
Hall Sensors and Signal Conditioning							
101	Hext	Operating Magnetic Field Strength	At Chip Surface	20		100	nAm
102	fmag	Operating Magnetic Field Frequency Rotating Speed of Magnet				2 120 000	KHz rpm
103	dsens	Diameter of HALL Sensor Array			2		mm
104	xdis	Lateral Displacement of Magnet to Chip				0.2	mm
105	xpac	Displacement Chip to Package	QFN28 package	-0.2		0.2	mm
106	ypac	Angular alignment of chip vs. package	QFN28 package	-3		+3	Deg
107	hpac	Distance of chip surface to package surface	QFN28 package		0.4		mm
108	Vos	Trimming range of output offset voltage	V0SS or V0SC = 0x7F			-55	mV
109	Vos	Trimming range of output offset voltage	V0SS or V0SC = 0x3F	55			mV
110	Vopt	Optimal differential output voltage	Vopt = Vpp(PSIN) – Vpp(NSIN), ENAC = '0', see Fig. 6		4		Vpp
Amplitude Control							
201	Vampl	Differential Output Amplitude	Vampl = Vpp(PSIN) – Vpp(NSIN), ENAC = '1', see Fig. 6	3.2		4.8	Vpp
202	Vratio	Amplitude Ratio	Vratio = Vpp(PSIN) / Vpp(PCOS)	1.05			
203	Vratio	Amplitude Ratio	Vratio = Vpp(PSIN) / Vpp(PCOS)			0.91	
204	tampi	Settling Time of Amplitude Control	±10%			300	µs
205	Vae(jlo)	Amplitude Error Threshold for MINERR	Vpp(PSIN) – Vpp(NSIN)	1.2		2.8	Vpp
206	Vae(jhl)	Amplitude Error Threshold for MAXERR	Vpp(PSIN) – Vpp(NSIN)	5.0		5.8	Vpp
Bandgap Reference							
401	Vbg	Bandgap Reference Voltage		1.2	1.25	1.3	V
402	Vref	Reference Voltage		45	50	55	%VPA
403	IBM	Bias Current	CIBM = 0x0 CIBM = 0xF Bias Current adjusted	-370 -220		-100 -200	µA µA
404	VPDion	Turn-on Threshold VPD, System on	V(VPD) – V(VND), increasing voltage	3.7	4.0	4.3	V
405	VPDoff	Turn-off Threshold VPD, System reset	V(VPD) – V(VND), decreasing voltage	3	3.5	3.8	V
406	VPDphys	Hysteresis System on/reset		0.35			V
407	Vosr	Reference voltage offset compensation		480	500	520	mV

Operating conditions:


VPA, VPD = 5V ±10%, Tj = -40...125°C, IBM adjusted to 200 µA, 4mm NdFeB magnet, unless otherwise noted


Item No.	Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Clock Generation							
501	t(sys)	System Clock	Bias Current adjusted	0.65	1.0	1.15	MHz
502	t(sdc)	Sinus/Digital-Converter Clock	Bias Current adjusted	14	16	18	MHz
Sin/Digital Converter							
601	RESsdc	Sinus/Digital-Converter Resolution			12		Bit
602	AAabs	Absolute Angular Accuracy	Vpp(j) = 4V, adjusted	-0.35		0.35	Deg
603	AArel	Relative Angular Accuracy	With reference to one output period at A, B, at Resolution 1024, see Fig. 17	-10		10	%
604	t(jab)	Output frequency at A, B	CFGMTB = '0' / CFGMTB = '1'		0.5 2.0		MHz MHz
605	REScosm	Resolution of Commutation Converter			1.875		Deg
606	AAabs	Absolute Angular Accuracy of Commutation Converter		-0.5		0.5	Deg
Serial Interface, Digital Outputs MA, SLO, SLI							
701	Vs(SLO)hi	Saturation Voltage High	V(SLO) = V(VPD) - V(j), I(SLO) = 4mA			0.4	V
702	Vs(SLO)lo	Saturation Voltage Low	I(SLO) = 4mA to VND			0.4	V
703	Isc(SLO)hi	Short-Circuit Current High	V(SLO) = V(VND), 25°C	-80	-50		mA
704	Isc(SLO)lo	Short-Circuit Current Low	V(SLO) = V(VPD), 25°C		50	80	mA
705	tr(SLO)	Rise Time SLO	CL = 50 pF			60	ns
706	tf(SLO)	Fall Time SLO	CL = 50 pF			60	ns
707	Vt(j)hi	Threshold Voltage High: MA, SLI				2	V
708	Vt(j)lo	Threshold Voltage Low: MA, SLI		0.6			V
709	Vt(j)hys	Threshold Hysteresis: MA, SLI		150	250		mV
710	Ipd(SLI)	Pull-up Current: MA, SLI	V(j) = 0...VPD - 1V	6	30	60	µA
711	Ipu(MA)			-60	-30	-6	µA
712	t(j)MA					10	MHz
Zapping and Test							
801	Vt(j)hi	Threshold Voltage High VZAP, PTIE	With reference to VND			2	V
802	Vt(j)lo	Threshold Voltage Low VZAP, PTIE	With reference to VND	0.6			V
803	Vt(j)hys	Hysteresis	Vt(j)hys = Vt(j)hi - Vt(j)lo	150	250		mV
804	Vt(j)nozap	Threshold Voltage Nozap VZAP	V(j) = V(VZAP) - V(VPD), V(VPD) = 5V ± 5%, at chip temperature 27 °C	0.6			V
805	Vt(j)zap	Threshold Voltage Zap VZAP	V(j) = V(VZAP) - V(VPD), V(VPD) = 5V ± 5%, at chip temperature 27 °C			1.2	V
806	V(j)zap	Zapping voltage	PROG = '1'	6.9	7.0	7.1	V
807	V(j)zpd	Diode voltage, zapped				2	V
808	V(j)uzpd	Diode voltage, unzapped		3			V
809	Rpd(j)VZAP	Pull-Down Resistor at VZAP		30		55	kΩ
NERR Output							
901	Vt(j)hi	Input Threshold Voltage High	With reference to VND			2	V
902	Vs(j)lo	Saturation Voltage Low	I(j) = 4mA, with reference to VND			0.4	V
903	Vt(j)lo	Input Threshold Voltage Low	With reference to VND	0.6			V
904	Vt(j)hys	Input Hysteresis	Vt(j)hys = Vt(j)hi - Vt(j)lo	150	250		mV
905	Ipu(NERR)	Pull-up Current	V(j)NERR = 0...VPD - 1V	-700	-300	-60	µA
906	Isc(j)lo	Short circuit current NERR	V(j)NERR = V(VPD), 25°C		50	60	mA
907	t(j)NERR	Decay time NERR	CL = 50 pF			60	ns

Operating conditions:

V_{DD}, V_{PD} = 5V ±10%, T_J = -40...125 °C, I_{BM} adjusted to 200 μA, 4 mm NdFeB magnet, unless otherwise noted

Item No.	Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Line Driver Outputs							
P01	V _{th} (hi)	Saturation Voltage hi	V _O () = V _{PD} - V(); CfgDR(1:0) = 00, I _O = ~4 mA CfgDR(1:0) = 01, I _O = ~50 mA CfgDR(1:0) = 10, I _O = ~50 mA CfgDR(1:0) = 11, I _O = ~20 mA			200 700 700 400	mV
P02	V _{th} (lo)	Saturation Voltage lo	CfgDR(1:0) = 00, I _O = ~4 mA CfgDR(1:0) = 01, I _O = ~50 mA CfgDR(1:0) = 10, I _O = ~50 mA CfgDR(1:0) = 11, I _O = ~20 mA			200 700 700 400	mV
P03	I _{sc} (hi)	Short-Circuit Current hi	V() = 0 V; CfgDR(1:0) = 00 CfgDR(1:0) = 01 CfgDR(1:0) = 10 CfgDR(1:0) = 11	-12 -120 -120 -60		-4 -50 -50 -20	mA
P04	I _{sc} (lo)	Short-Circuit Current lo	V() = V _{PD} ; CfgDR(1:0) = 00 CfgDR(1:0) = 01 CfgDR(1:0) = 10 CfgDR(1:0) = 11	4 50 50 20		12 120 120 60	mA
P05	I _{lk} (tr)	Leakage Current Tristate	TRIHL(1:0) = 11	-100		100	μA
P06	t _r ()	Rise-Time lo to hi at Q	RL = 100 Ω to V _{NO} ; CfgDR(1:0) = 00 CfgDR(1:0) = 01 CfgDR(1:0) = 10 CfgDR(1:0) = 11	5 5 50 5		20 20 350 40	ns
P07	t _f ()	Fall-Time hi to lo at Q	RL = 100 Ω to V _{NO} ; CfgDR(1:0) = 00 CfgDR(1:0) = 01 CfgDR(1:0) = 10 CfgDR(1:0) = 11	5 5 50 5		20 20 350 40	ns





6. Package Drawings & Magnetic Actuator

